

P407-A00: G84M/86M MXM V1.3
 256/512MB 128-BIT GDDR2
 LVDS, DVI -A, DVI -B, TV-OUT, VGA, HDMI
 SLI, HDCP SUPPORT


Table of Contents

Page 1: Cover Page
 Page 2: PCI EXPRESS Interface
 Page 3: Frame Buffer GPU Interface
 Page 4: Frame Buffer Partition A Memories
 Page 5: Frame Buffer Partition C Memories
 Page 6: Memory Decoupling Caps
 Page 7: DACs, Clock-Generation
 Page 8: LVDS, TMDS GPU Interface
 Page 9: MXM Connector, IO-Section
 Page 10: GPIOs, JTAG, Thermal Sensor
 Page 11: Spread Spectrum, VBIOS and HDCP ROM
 Page 12: MIOA(SLI), MIOB
 Page 13: NVVDD Power Supply
 Page 14: FBVDDQ, PEX1V2 and DAC_Vref Power Supply
 Page 15: STRAPS, TTP, MOUNTING HOLE

SKU	VARIANT	NVPN	ASSEMBLY
B	BASE	600-10407-9998-300	BASE LEVEL, GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL.
1	SKU0001	600-10407-0001-300	G84M-600 450/400 256MB 128bit 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
2	SKU0002	600-10407-0002-300	G84M-600 450/400 512MB 128bit 1 GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
3	SKU0003	600-10407-0003-300	G84M-700 500/400 512MB 128bit 1 GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
4	SKU0003	600-10407-0004-300	G84M-770 500/400 256MB 128bit 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>


- P407_A03 change list:
- 1) P407_A03 is modified from P555_A00 to insure they are exactly same, except 2 mounting holes and 4 thermal hole
 - 2) Change mounting holes and thermal holes from MXM V2.0 to MXM V1.3

ASSEMBLY	G84M-600 450/400 256MB 128bit 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	Cover Page

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	1 OF 18
NAME	myan	DATE	21-DEC-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

PAGE 2) MXM-11 GOLDEN EDGE, PCI EXPRESS INTERFACE




NVIDIA CORPORATION
 2701 SAN TOMAS EXPRESSWAY
 SANTA CLARA, CA 95050, USA

ASSEMBLY: GB4M-600 450/400 256MB 128bit 1 GDDR2 16Mx16 B4FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
 PAGE DETAIL: PCI EXPRESS Interface


NV_PN	600-10407-0001-300 A
ID	p407_a03
NAME	myan

2 OF 18
 DATE: 21-DEC-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




CLOCK TERMINATIONS



NET	MIN_LI_NE_WI_DTH	VOLTAGE
FBA_VREF1	16MIL	0.9V
FBA_VREF2	16MIL	0.9V
FBA_VREF3	16MIL	0.9V
FBA_VREF4	16MIL	0.9V

NET	DIFFPAIR	CRITICAL	IMPEDANCE
FBA_CLK0	FBA_CLK0	1	100DIF
FBA_CLK1	FBA_CLK1	1	100DIF
FBA_CLK1*	FBA_CLK1*	1	100DIF
FBAD0S0	FBAD0S0	1	100DIF
FBAD0S1	FBAD0S1	1	100DIF
FBAD0S1*	FBAD0S1*	1	100DIF
FBAD0S2	FBAD0S2	1	100DIF
FBAD0S2*	FBAD0S2*	1	100DIF
FBAD0S3	FBAD0S3	1	100DIF
FBAD0S3*	FBAD0S3*	1	100DIF
FBAD0S4	FBAD0S4	1	100DIF
FBAD0S4*	FBAD0S4*	1	100DIF
FBAD0S5	FBAD0S5	1	100DIF
FBAD0S5*	FBAD0S5*	1	100DIF
FBAD0S6	FBAD0S6	1	100DIF
FBAD0S6*	FBAD0S6*	1	100DIF
FBAD0S7	FBAD0S7	1	100DIF
FBAD0S7*	FBAD0S7*	1	100DIF

4.1A<-> 3.30<->	FBA A<12>-> 2<->	2	56OHM
4.1A<-> 3.30<->	FBA A<5>-> 2<->	2	56OHM
4.2A<-> 3.30<->	FBA BA0	2	56OHM
4.2A<-> 3.30<->	FBA BA1	2	56OHM
4.2A<-> 3.30<->	FBA CKE	2	56OHM
4.2A<-> 3.30<->	FBA BA2	2	56OHM
4.1A<-> 3.30<->	FBA RAS*	2	56OHM
4.1A<-> 3.40<->	FBA CAS*	2	56OHM
4.1A<-> 3.30<->	FBA WE*	2	56OHM
4.1A<-> 3.30<->	FBA CS0*	2	56OHM
4.1A<-> 3.30<->	FBA CS1*	2	56OHM
4.4A<-> 3.1A<->	FBAD<63>-> 0<->	2	50OHM
4.4A<-> 3.3A<->	FBAD<7>-> 0<->	2	50OHM
4.2A<-> 3.50<->	FBA ODT	2	56OHM



ASSEMBLY GB4M-600 450/400 256MB 128bi 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, 16MX V1.3, HDCP.
PAGE DETAIL Frame Buffer Partition A Memories


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION


2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA



NV_PN	600-10407-0001-300 A
ID	p407_a03
NAME	myan
PAGE	4 OF 18
DATE	21-DEC-2006




CLOCK TERMINATIONS



NET	MI_N_L1_NE_WI_DTH	VOLTAGE
FBC_VREF1	16ML1	0.9V
FBC_VREF2	16ML1	0.9V
FBC_VREF3	16ML1	0.9V
FBC_VREF4	16ML1	0.9V

NET	DI_FFPAIR	CRITICAL	IMPEDANCE
FBC_CLK0	FBC_CLK0	1	100DI FF
FBC_CLK0*	FBC_CLK0	1	100DI FF
FBC_CLK1	FBC_CLK1	1	100DI FF
FBC_CLK1*	FBC_CLK1	1	100DI FF
FBCDS0	FBCDS0	1	100DI FF
FBCDS0*	FBCDS0	1	100DI FF
FBCDS1	FBCDS1	1	100DI FF
FBCDS1*	FBCDS1	1	100DI FF
FBCDS2	FBCDS2	1	100DI FF
FBCDS2*	FBCDS2	1	100DI FF
FBCDS3	FBCDS3	1	100DI FF
FBCDS3*	FBCDS3	1	100DI FF
FBCDS4	FBCDS4	1	100DI FF
FBCDS4*	FBCDS4	1	100DI FF
FBCDS5	FBCDS5	1	100DI FF
FBCDS5*	FBCDS5	1	100DI FF
FBCDS6	FBCDS6	1	100DI FF
FBCDS6*	FBCDS6	1	100DI FF
FBCDS7	FBCDS7	1	100DI FF
FBCDS7*	FBCDS7	1	100DI FF

FBC A<12>_0	2	560HM
FBD A<5>_2	2	560HM
FBC_BA0	2	560HM
FBC_BA1	2	560HM
FBC_CKE	2	560HM
FBC_BA2	2	560HM
FBC_RAS*	2	560HM
FBC_CAS*	2	560HM
FBC_WE*	2	560HM
FBC_CS0*	2	560HM
FBC_CS1*	2	560HM
FBCD<63>_0	2	500HM
FBCDOM<7>_0	2	500HM
FBC_ODT	2	560HM



ASSEMBLY: GB4M-600 450/400 256MB 128bit 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
 PAGE DETAIL: Frame Buffer Partition C Memory





ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION
 2701 SAN TOMAS EXPRESSWAY
 SANTA CLARA, CA 95050, USA

NV_PN: 600-10407-0001-300 A
 ID: p407_a03
 NAME: myan

PAGE: 5 OF 18
 DATE: 21-DEC-2006



DECOUPLING CAPS FOR MEMORYS (PARTION A AND PARTION C)



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	Memory Decoupling Caps

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	6 OF 18
NAME	myan	DATE	21-DEC-2006



NET	NV_NET_NAME	NV_I_MPEDANCE	NV_CRITICAL_NET
OUT	XTALOUT	500HM	1
IN	XTALIN	500HM	1
OUT	XTALOUTBUFF	500HM	1
IN	SSFOUT	500HM	1

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY	G84M-600 450/400 256MB 128bi 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	DACs, Clock-Generation

NVIDIA CORPORATION
 2701 SAN TOMAS EXPRESSWAY
 SANTA CLARA, CA 95050, USA

NV_PN	600-10407-0001-300 A
ID	p407_a03
NAME	myan


DATE: 21-DEC-2006





LVDS

NET NAME	DI FFPAIR	NV_CRI TICAL_NET	NV_I MPEDANCE
I FPA_TXC	I FPATXC*	I FPATXC	100DI FF
I FPA_TXC	I FPATXC	I FPATXC	100DI FF
I FPA_TXD0	I FPATXD0*	I FPATXD0	100DI FF
I FPA_TXD0	I FPATXD0	I FPATXD0	100DI FF
I FPA_TXD1	I FPATXD1*	I FPATXD1	100DI FF
I FPA_TXD1	I FPATXD1	I FPATXD1	100DI FF
I FPA_TXD2	I FPATXD2*	I FPATXD2	100DI FF
I FPA_TXD2	I FPATXD2	I FPATXD2	100DI FF
I FPA_TXD3	I FPATXD3*	I FPATXD3	100DI FF
I FPA_TXD3	I FPATXD3	I FPATXD3	100DI FF
I FPB_TXC	I FPBTXC*	I FPBTXC	100DI FF
I FPB_TXC	I FPBTXC	I FPBTXC	100DI FF
I FPB_TXD4	I FPBTD4*	I FPBTD4	100DI FF
I FPB_TXD4	I FPBTD4	I FPBTD4	100DI FF
I FPB_TXD5	I FPBTD5*	I FPBTD5	100DI FF
I FPB_TXD5	I FPBTD5	I FPBTD5	100DI FF
I FPB_TXD6	I FPBTD6*	I FPBTD6	100DI FF
I FPB_TXD6	I FPBTD6	I FPBTD6	100DI FF
I FPB_TXD7	I FPBTD7*	I FPBTD7	100DI FF
I FPB_TXD7	I FPBTD7	I FPBTD7	100DI FF



TMD5

NET NAME	DI FFPAIR	NV_CRI TICAL_NET	NV_I MPEDANCE
I FPC_TXC	I FPCTXC*	I FPCTXC	100DI FF
I FPC_TXC	I FPCTXC	I FPCTXC	100DI FF
I FPC_TXD0	I FPCTXD0*	I FPCTXD0	100DI FF
I FPC_TXD0	I FPCTXD0	I FPCTXD0	100DI FF
I FPC_TXD1	I FPCTXD1*	I FPCTXD1	100DI FF
I FPC_TXD1	I FPCTXD1	I FPCTXD1	100DI FF
I FPC_TXD2	I FPCTXD2*	I FPCTXD2	100DI FF
I FPC_TXD2	I FPCTXD2	I FPCTXD2	100DI FF
I FPD_TXC	I FPDTCX*	I FPDTCX	100DI FF
I FPD_TXC	I FPDTCX	I FPDTCX	100DI FF
I FPD_TXD4	I FPDTXD4*	I FPDTXD4	100DI FF
I FPD_TXD4	I FPDTXD4	I FPDTXD4	100DI FF
I FPD_TXD5	I FPDTXD5*	I FPDTXD5	100DI FF
I FPD_TXD5	I FPDTXD5	I FPDTXD5	100DI FF
I FPD_TXD6	I FPDTXD6*	I FPDTXD6	100DI FF
I FPD_TXD6	I FPDTXD6	I FPDTXD6	100DI FF


ASSEMBLY	G84-600 450/400 256MB 128bi t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP
PAGE DETAIL	LVDS, TMD5 GPU Interface

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION
 2701 SAN TOMAS EXPRESSWAY
 SANTA CLARA, CA 95050, USA


NV_PN	600-10407-0001-300 A
ID	p407_a03
NAME	myan

PAGE 8 OF 18
DATE 21-DEC-2006



MXM CONNECTOR




CN1
CON_IDVIL_X16_EDGE
(N, NON)PHY(-X16, -HE)_SLI
NPHY-X16_SLI
NO STUFF



ASSEMBLY	G84M-600 450/400 256MB 128bit 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	MXM Connector, 10-Section

NVIDIA CORPORATION	
2701 SAN TOMAS EXPRESSWAY	
SANTA CLARA, CA 95050, USA	
NV_PN	600-10407-0001-300 A
ID	p407_a03
NAME	myan
PAGE	9 OF 18
DATE	21-DEC-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





ASSEMBLY	GB4M-600 450/400 256MB 128bi 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	Spread Spectrum, VBI OS and HDCP ROM

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION
 2701 SAN TOMAS EXPRESSWAY
 SANTA CLARA, CA 95050, USA

NV_PN	600-10407-0001-300 A
ID	p407_a03
NAME	myan
PAGE	11 OF 18
DATE	21-DEC-2006




ASSEMBLY	G84M-600 450/400 256MB 128bit 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	MI OA(SLI), MI OB

NVIDIA CORPORATION		2701 SAN TOMAS EXPRESSWAY		SANTA CLARA, CA 95050, USA	
NV_PN	600-10407-0001-300 A	ID	p407_a03	PAGE	12 OF 18
NAME	myan	DATE	21-DEC-2006		

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NET	VOLTAGE	MIN_NPTH_LINE	NV_NET_MAX_CURRENT
PEX1V2	PEX1V2	1.2V	12MIL
FBVDDQ	FBVDDQ	1.8V	12MIL


FBVDDQ SWITCHER POWER SUPPLY



$$V_{out} = V_{ref} * (1 + R_{top} / R_{bot})$$

$$1.804V = 0.6V * (1 + 3.01K / 1.5K)$$


PEX1V2 LINEAR SUPPLY



$$V_{out} = V_{ref} * (1 + R_{top} / R_{bot})$$

$$1.209V = 0.8V * (1 + 511 / 1.02K)$$


DAC V_REFERENCE SUPPLY



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.



ASSEMBLY	GB4M-600 450/400 256MB 128bit 1 GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	FBVDDQ, PEX1V2 and DAC_Vref Power Supply

NVIDIA CORPORATION		
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA		
NV_PN	600-10407-0001-300 A	
ID	p407_a03	PAGE 14 OF 18
NAME	myan	DATE 21-DEC-2006



RAM_CFG_0	RAM_CFG[3:0] MS_0000: 16Mx16 DDR2 128bi t SDRAM, ELPI DA. MS_0001: 16Mx16 DDR2 128bi t SDRAM, SAMSUNG, MICRON. MS_0010: 16Mx16 DDR2 128bi t SDRAM, INFINEON. MS_0011: 16Mx16 DDR2 128bi t SDRAM, HYUNDAI. MS_0100: 32Mx16 DDR2 128bi t SDRAM, ELPI DA. MS_0101: 32Mx16 DDR2 128bi t SDRAM, SAMSUNG, MICRON. MS_0110: 32Mx16 DDR2 128bi t SDRAM, INFINEON. MS_0111: 32Mx16 DDR2 128bi t SDRAM, HYUNDAI.
RAM_CFG_1	
RAM_CFG_2	
RAM_CFG_3	
PCI_DEVID_3	MS_0: DEVICE ID = 0x0407: G84M-600. MS_1: DEVICE ID = 0x0408: G84M-700 MS_1: DEVICE ID = 0x0428: G86M-700
PEX_PLL_EN_TERM100	
PCI_DEVID_EXT	
MI0A_EN_3.3V	
3GIO_PADCFG_LUT_ADR[0]	
SLOT_CLOCK_CONFIGURATION	

- 12.3F< OUT1 RAMCFG0
- 12.3F< OUT1 RAMCFG1
- 12.3F< OUT1 RAMCFG2
- 12.3F< OUT1 RAMCFG3
- 12.4F< OUT1 MI0B_CTL3
- 12.4F< OUT1 PCI_DEVID3
- 9.3F<> OUT1 SLI_D<14..0>
- 11.3C< OUT1 ROM_SI



ASSEMBLY	G84M-600 450/400 256MB 128bi t GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	STRAPS, TTP, MOUNTING HOLE

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10407-0001-300 A		
ID	p407_a03	PAGE	15 OF 18
NAME	myan	DATE	21-DEC-2006

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

	A	B	C	D	E	F	G	H
1	<p>Title: Basenet Report Design: p555_a00 Date: Nov 30 11:00:17 2006</p> <p>Base nets and synonyms for p407.lib.p555_A00(ep407.lib.p555_a00(sch_1))</p> <p>Base Signal Locati on([Zone][di r])</p> <p>1VBRUN 9. 1G 2VBRUN 9. 1G 3VBRUN 9. 1G 5VBRUN 9. 1G BXTALOUT 7. 4D CLK_VDD 11. 2C DACA_BLUE 7. 2F> 9. 3B< DACA_GREEN 7. 1F> 9. 3B< DACA_HSYNC 7. 1F> 9. 3B< DACA_RED 7. 1F> 9. 3B< DACA_RESET 7. 1C DACA_VDD 7. 1C DACA_VREF 7. 1C 7. 4H DACA_VSYNC 7. 1F> 9. 3B< DACB_BLUE 7. 3F> 9. 3B< DACB_GREEN 7. 2F> 9. 2B< DACB_RED 7. 2F> 9. 2B< DACB_RESET 7. 2C DACB_VDD 7. 2C DACB_VREF 7. 2C 7. 4H DAC_VDD 7. 3C DAC_REF_FB 14. 4G DAC_VREF 7. 4G< 14. 4H> DVI_B_EN* 8. 4B DVI_A_HPD 9. 2B> 10. 3H< DVI_B_EN* 8. 4B DVI_B_HPD 9. 2B> 10. 3H< FBAD<0> 3. 1A 4. 4B FBAD<63..0> 3. 1A<> 4. 4A<> 4. 5F<> FBAD<1> 3. 1A 4. 4B FBAD<2> 3. 1A 4. 4B FBAD<3> 3. 1A 4. 4B FBAD<4> 3. 1A 4. 4B FBAD<5> 3. 1A 4. 4B FBAD<6> 3. 1A 4. 4B FBAD<7> 3. 1A 4. 4B FBAD<8> 3. 1A 4. 4C FBAD<9> 3. 1A 4. 4C FBAD<10> 3. 1A 4. 4C FBAD<11> 3. 1A 4. 4C FBAD<12> 3. 1A 4. 4C FBAD<13> 3. 1A 4. 4C FBAD<14> 3. 1A 4. 4C FBAD<15> 3. 1A 4. 4C FBAD<16> 3. 1A 4. 4C FBAD<17> 3. 2A 4. 4D FBAD<18> 3. 2A 4. 4D FBAD<19> 3. 2A 4. 4D FBAD<20> 3. 2A 4. 4D FBAD<21> 3. 2A 4. 4D FBAD<22> 3. 2A 4. 4D FBAD<23> 3. 2A 4. 4D FBAD<24> 3. 2A 4. 4D FBAD<25> 3. 2A 4. 4D FBAD<26> 3. 2A 4. 4D FBAD<27> 3. 2A 4. 4D FBAD<28> 3. 2A 4. 4D FBAD<29> 3. 2A 4. 4D FBAD<30> 3. 2A 4. 4D FBAD<31> 3. 2A 4. 4D FBAD<32> 3. 2A 4. 5B FBAD<33> 3. 2A 4. 5B FBAD<34> 3. 2A 4. 5B FBAD<35> 3. 2A 4. 5B FBAD<36> 3. 2A 4. 5B FBAD<37> 3. 2A 4. 5B FBAD<38> 3. 2A 4. 5B FBAD<39> 3. 2A 4. 5B FBAD<40> 3. 2A 4. 5C FBAD<41> 3. 2A 4. 5C FBAD<42> 3. 2A 4. 5C FBAD<43> 3. 2A 4. 5C FBAD<44> 3. 2A 4. 5C FBAD<45> 3. 2A 4. 5C FBAD<46> 3. 2A 4. 5C FBAD<47> 3. 3A 4. 5C FBAD<48> 3. 3A 4. 5D FBAD<49> 3. 3A 4. 5D FBAD<50> 3. 3A 4. 5D FBAD<51> 3. 3A 4. 5D FBAD<52> 3. 3A 4. 5D FBAD<53> 3. 3A 4. 5D FBAD<54> 3. 3A 4. 5D FBAD<55> 3. 3A 4. 5D FBAD<56> 3. 3A 4. 5D FBAD<57> 3. 3A 4. 5D FBAD<58> 3. 3A 4. 5D</p>	<p>FBAD<59> 3. 3A 4. 5D FBAD<60> 3. 3A 4. 5D FBAD<61> 3. 3A 4. 5D FBAD<62> 3. 3A 4. 5D FBAD<63> 3. 3A 4. 5D FBADOM<0> 3. 3A 4. 4B FBADOM<7..0> 3. 3A> 4. 4A< 4. 5F<> FBADOM<1> 3. 3A 4. 4C FBADOM<2> 3. 3A 4. 4D FBADOM<3> 3. 3A 4. 4D FBADOM<4> 3. 3A 4. 5B FBADOM<5> 3. 3A 4. 5C FBADOM<6> 3. 3A 4. 5D FBADOM<7> 3. 3A 4. 5D FBADOSO 3. 3A<> 4. 4B 4. 4F<> FBADOSO* 3. 4A<> 4. 4B 4. 4F<> FBADOS1* 3. 4A<> 4. 4C 4. 4F<> FBADOS2* 3. 4A<> 4. 4D 4. 4F<> FBADOS3* 3. 4A<> 4. 4D 4. 4F<> FBADOS4* 3. 4A<> 4. 4F<> 4. 5B FBADOS5* 3. 4A<> 4. 4F<> 4. 5C FBADOS6* 3. 4A<> 4. 4F<> 4. 5D FBADOS7* 3. 4A<> 4. 4F<> 4. 5D FBA_A<0> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<12..0> 3. 3D> 4. 1A< 4. 4F<> FBA_A<1> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<2> 3. 3C 4. 1A 4. 1C FBA_A<3> 3. 3C 4. 1A 4. 1C FBA_A<4> 3. 3C 4. 1A 4. 1C FBA_A<5> 3. 3C 4. 1A 4. 1C FBA_A<6> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<7> 3. 3C 4. 1A 4. 1C 4. 1E 4. 1G FBA_A<8> 3. 3C 4. 1A 4. 1C 4. 1E 4. 2G FBA_A<9> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_A<10> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_A<11> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_A<12> 3. 3C 4. 2A 4. 2C 4. 2E 4. 2G FBA_BA0 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F<> FBA_BA1 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F<> FBA_BA2 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F<> FBA_CAS* 3. 4D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 5F<> FBA_CKE 3. 3D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 4F<> FBA_CLK0 3. 4D> 4. 2A 4. 2C 4. 3A<> 4. 4F<> FBA_CLK0* 3. 4D> 4. 2A 4. 2C 4. 3C<> 4. 4F<> FBA_CLKO_TERM 4. 3B FBA_CLK1 3. 4D> 4. 2E 4. 2G 4. 3C<> 4. 4F<> FBA_CLK1* 3. 4D> 4. 2E 4. 2G 4. 3E<> 4. 4F<> FBA_CLK1_TERM 4. 3D FBA_CSO* 3. 3D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 5F<> FBA_CS1* 4. 5F<> FBA_ODT 3. 5D> 4. 2A< 4. 2C 4. 2E 4. 2G 4. 5F<> FBA_ODT_GPU 3. 1G> 3. 4C 3. 5C FBA_RAS* 3. 3D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 4F<> FBA_RESET 4. 1G 4. 4F<> FBA_VREF1 4. 2B 4. 3F<> FBA_VREF2 4. 2F 4. 3F<> FBA_VREF3 4. 2D 4. 3F<> FBA_VREF4 4. 2H 4. 3F<> FBA_WE* 3. 3D> 4. 1A< 4. 1C 4. 1E 4. 1G 4. 5F<> FBB_A<2> 3. 3C 4. 1E 4. 1G FBB_A<5..2> 3. 3D> 4. 1A< 4. 4F<> FBB_A<3> 3. 3C 4. 1E 4. 1G FBB_A<4> 3. 3C 4. 1E 4. 1G FBB_A<5> 3. 3C 4. 1E 4. 1G FBCAL_PD 3. 3A 4. 5D FBCAL_PU 3. 4G</p>	<p>FBCAL_TERM 3. 5G FBCD<0> 3. 1E 5. 4B FBCD<63..0> 3. 1E<> 5. 4A<> 5. 5F<> FBCD<1> 3. 1E 5. 4B FBCD<2> 3. 1E 5. 4B FBCD<3> 3. 1E 5. 4B FBCD<4> 3. 1E 5. 4B FBCD<5> 3. 1E 5. 4B FBCD<6> 3. 1E 5. 4B FBCD<7> 3. 1E 5. 4B FBCD<8> 3. 1E 5. 4C FBCD<9> 3. 1E 5. 4C FBCD<10> 3. 1E 5. 4C FBCD<11> 3. 1E 5. 4C FBCD<12> 3. 1E 5. 4C FBCD<13> 3. 1E 5. 4C FBCD<14> 3. 1E 5. 4C FBCD<15> 3. 1E 5. 4C FBCD<16> 3. 1E 5. 4D FBCD<17> 3. 2E 5. 4D FBCD<18> 3. 2E 5. 4D FBCD<19> 3. 2E 5. 4D FBCD<20> 3. 2E 5. 4D FBCD<21> 3. 2E 5. 4D FBCD<22> 3. 2E 5. 4D FBCD<23> 3. 2E 5. 4D FBCD<24> 3. 2E 5. 4D FBCD<25> 3. 2E 5. 4D FBCD<26> 3. 2E 5. 4D FBCD<27> 3. 2E 5. 4D FBCD<28> 3. 2E 5. 4D FBCD<29> 3. 2E 5. 4D FBCD<30> 3. 2E 5. 4D FBCD<31> 3. 2E 5. 4D FBCD<32> 3. 2E 5. 5B FBCD<33> 3. 2E 5. 5B FBCD<34> 3. 2E 5. 5B FBCD<35> 3. 2E 5. 5B FBCD<36> 3. 2E 5. 5B FBCD<37> 3. 2E 5. 5B FBCD<38> 3. 2E 5. 5B FBCD<39> 3. 2E 5. 5B FBCD<40> 3. 2E 5. 5C FBCD<41> 3. 2E 5. 5C FBCD<42> 3. 2E 5. 5C FBCD<43> 3. 2E 5. 5C FBCD<44> 3. 2E 5. 5C FBCD<45> 3. 2E 5. 5C FBCD<46> 3. 2E 5. 5C FBCD<47> 3. 3E 5. 5C FBCD<48> 3. 3E 5. 5D FBCD<49> 3. 3E 5. 5D FBCD<50> 3. 3E 5. 5D FBCD<51> 3. 3E 5. 5D FBCD<52> 3. 3E 5. 5D FBCD<53> 3. 3E 5. 5D FBCD<54> 3. 3E 5. 5D FBCD<55> 3. 3E 5. 5D FBCD<56> 3. 3E 5. 5D FBCD<57> 3. 3E 5. 5D FBCD<58> 3. 3E 5. 5D FBCD<59> 3. 3E 5. 5D FBCD<60> 3. 3E 5. 5D FBCD<61> 3. 3E 5. 5D FBCD<62> 3. 3E 5. 5D FBCD<63> 3. 3E 5. 5D FBCDOM<0> 3. 3E 5. 4B FBCDOM<7..0> 3. 3E> 5. 4A< 5. 5F<> FBCDOM<1> 3. 3E 5. 4C FBCDOM<2> 3. 3E 5. 4D FBCDOM<3> 3. 3E 5. 4D FBCDOM<4> 3. 3E 5. 5B FBCDOM<5> 3. 3E 5. 5C FBCDOM<6> 3. 3E 5. 5D FBCDOM<7> 3. 3E 5. 5D FBCDOS0 3. 3E<> 5. 4B 5. 4F<> FBCDOS0* 3. 4E<> 5. 4B 5. 4F<> FBCDOS1 3. 4E<> 5. 4C 5. 4F<> FBCDOS1* 3. 4E<> 5. 4C 5. 4F<> FBCDOS2 3. 4E<> 5. 4D 5. 4F<> FBCDOS2* 3. 4E<> 5. 4D 5. 4F<> FBCDOS3 3. 4E<> 5. 4D 5. 4F<> FBCDOS3* 3. 4E<> 5. 4D 5. 4F<> FBCDOS4 3. 4E<> 5. 4F<> 5. 5B FBCDOS4* 3. 4E<> 5. 4F<> 5. 5B FBCDOS5 3. 4E<> 5. 4F<> 5. 5C FBCDOS5* 3. 4E<> 5. 4F<> 5. 5C FBCDOS6 3. 4E<> 5. 4F<> 5. 5D FBCDOS6* 3. 4E<> 5. 4F<> 5. 5D FBCDOS7 3. 4E<> 5. 4F<> 5. 5D FBCDOS7* 3. 4E<> 5. 4F<> 5. 5D FBC_A<0> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<12..0> 3. 3H> 5. 1A< 5. 4F<> FBC_A<1> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G</p>	<p>FBC_A<2> 3. 3G 5. 1A 5. 1C FBC_A<3> 3. 3G 5. 1A 5. 1C FBC_A<4> 3. 3G 5. 1A 5. 1C FBC_A<5> 3. 3G 5. 1A 5. 1C FBC_A<6> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<7> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<8> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<9> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<10> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<11> 3. 3G 5. 1A 5. 1C 5. 1E 5. 1G FBC_A<12> 3. 3G 5. 2A 5. 2C 5. 2E 5. 2G FBC_BA0 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F<> FBC_BA1 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F<> FBC_BA2 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F<> FBC_CAS* 3. 4H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F<> FBC_CKE 3. 3H> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 4F<> FBC_CLK0 3. 4H> 5. 2A 5. 2C 5. 3A<> 5. 3F<> FBC_CLK0* 3. 4H> 5. 2A 5. 2C 5. 3B<> 5. 4F<> FBC_CLKO_TERM 5. 3B FBC_CLK1 3. 4H> 5. 2E 5. 2G 5. 3C<> 5. 4F<> FBC_CLK1* 3. 4H> 5. 2E 5. 2G 5. 3E<> 5. 4F<> FBC_CLK1_TERM 5. 3D FBC_CSD* 3. 3H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F<> FBC_CS1* 5. 5F<> FBC_ODT 3. 5D> 5. 2A< 5. 2C 5. 2E 5. 2G 5. 5F<> FBC_ODT_GPU 3. 1G> 3. 4G 3. 5C FBC_PLAVDD 3. 4G FBC_RAS* 3. 3H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F<> FBC_RESET 3. 1G> 3. 3G 3. 5C FBC_VREF1 5. 2B 5. 3F<> FBC_VREF2 5. 2F 5. 3F<> FBC_VREF3 5. 2D 5. 3F<> FBC_VREF4 5. 2H 5. 3F<> FBC_WE* 3. 3H> 5. 1A< 5. 1C 5. 1E 5. 1G 5. 5F<> FBD_A<2> 3. 3G 5. 1E 5. 1G FBD_A<5..2> 3. 3H> 5. 1A< 5. 4F<> FBD_A<3> 3. 3G 5. 1E 5. 1G FBD_A<4> 3. 3G 5. 1E 5. 1G FBD_A<5> 3. 3G 5. 1E 5. 1G FBDVDD 14. 1G FB_BOOT 14. 2C FB_BOOTC 14. 2D FB_COMP 14. 3B FB_COMP1 14. 3C FB_DH 14. 2C FB_DL 14. 2C FB_FB 14. 3D FB_FSET 14. 2B FB_ISEN 14. 2C FB_PHASE 14. 2C FB_PWRGOOD 8. 2A< 14. 2A> FB_SNUBBER 14. 2E FB_VCC 14. 2B FB_VREF1 3. 5A FB_VREF2 3. 5E GPI00_DVI_A_HPD 10. 3D GPI01_DVI_B_HPD 8. 4A< 10. 3F> GPI02_BL_PWM 9. 3B< 10. 3F> GPI03_PPEN 9. 3B< 10. 3F> GPI03_PPEN_GPU 10. 3D GPI04_BLEN 9. 3B< 10. 3F> GPI04_BLEN_GPU 10. 3D GPI05_NVDDOCTLO 10. 3F> 13. 4B< GPI06_NVDDOCTL1 10. 3F> 13. 4B< GPI08_THERM_ALERT* 10. 3D GPI0_AC_BATT* 9. 4B> 10. 3F<> GPI0_SLI_SYNC 9. 3H<> 10. 3F<> I2CA_SCL 7. 1D I2CA_SCL_R 7. 1F> 9. 3B<> I2CA_SDA 7. 1D I2CA_SDA_R 7. 1F<> 9. 3B<> I2CB_SCL 7. 3D I2CB_SCL_R 7. 3G> 9. 2B<> I2CB_SDA 7. 3D I2CB_SDA_R 7. 3G<> 9. 2B<> I2CC_SCL 10. 3D</p>	<p>I2CC_SCL_R 9. 4B< 10. 3F> 11. 2B< I2CC_SDA 10. 3D I2CC_SDA_R 9. 4B<> 10. 3F<> 11. 2B<> 11. 4C I2CH_SCL 11. 4C I2CH_SDA 8. 2D IFPABI_OVDD 8. 1D IFPABLLVDD 8. 1D IFPABRSET 8. 1H> 9. 4G< IFPATXC* 8. 1H> 9. 4G< IFPATX0 8. 1H> 9. 4G< IFPATX00* 8. 1H> 9. 4G< IFPATX01 8. 1H> 9. 4G< IFPATX01* 8. 1H> 9. 4G< IFPATX02 8. 2H> 9. 4G< IFPATX02* 8. 2H> 9. 4G< IFPATX03 8. 2H> 9. 4G< IFPATX03* 8. 2H> 9. 4G< IFPBCTX 8. 2H> 9. 4G< IFPBCTX* 8. 2H> 9. 4G< IFPBCTX0 8. 2H> 9. 3G< IFPBCTX05 8. 2H> 9. 3G< IFPBCTX06 8. 2H> 9. 4G< IFPBCTX07 8. 2H> 9. 4G< IFPBCTX07* 8. 2H> 9. 4G< IFPDBRSET 8. 3D IFPDPLLVD 8. 3D IFPCTX 8. 3H> 9. 2G< IFPCTX* 8. 3H> 9. 2G< IFPCTX0 8. 3H> 9. 2G< IFPCTX00* 8. 3H> 9. 2G< IFPCTX01 8. 3H> 9. 2G< IFPCTX01* 8. 3H> 9. 2G< IFPCTX02 8. 4H> 9. 2G< IFPCTX02* 8. 4H> 9. 2G< IFPCTX03 8. 4H> 9. 2G< IFPCTX04 8. 4H> 9. 2G< IFPCTX05 8. 4H> 9. 2G< IFPCTX06 8. 4H> 9. 2G< IFPCTX07 8. 4H> 9. 2G< IFPD_I_OVDD 8. 4D IFPDPTX* 8. 4H> 9. 3G< IFPDPTX0 8. 4H> 9. 3G< IFPDPTX03 8. 4H> 9. 2G< IFPDPTX04 8. 4H> 9. 2G< IFPDPTX05 8. 4H> 9. 2G< IFPDPTX06 8. 4H> 9. 2G< IFPDPTX07 8. 4H> 9. 2G< IFPD_I_OVDD 8. 4D JTAG_TCLK 10. 3B JTAG_TDI 10. 3B JTAG_TDO 10. 3B JTAG_TMS 10. 3B JTAG_TRST 10. 3B LVDS_I_OVDD 8. 2B MI_OAGAL_PD_VDDO 12. 2C MI_OAGAL_PU_GND 12. 2C MI_OA_VDDO 12. 1C MI_OA_VREF 12. 2C MI_OB_CTL3 12. 4F< 15. 2C 15. 4B> M_GPIO8_SLOWDOWN* 10. 2C M_THERM_ALERT* 10. 2C NVCTL0_R 13. 4D NVCTL1_R 13. 4D NVDDCTLO 13. 4D NVDDCTL1 13. 4C NVDDCTL1 13. 4D NVDDCTL1 13. 4C NVDDCTL1 2. 3G> 13. 3G< NVDDCTL1 13. 3F NV_BOOT 13. 2C NV_BOOTC 13. 2D NV_COMP 13. 2C NV_COMP1 13. 3C NV_DH 13. 2C NV_DL 13. 2C NV_FB 13. 3D NV_FSET 13. 2B NV_ISEN 13. 2C NV_PHASE 13. 2C NV_PWRGOOD 10. 2F< 13. 2B> 14. 2A< NV_SNUBBER 13. 2F NV_VCC 13. 2B PCI_DVCI D3 12. 4F< 15. 2C 15. 4B> PEX1V2 14. 1G PEX1V2_FB 14. 4D PEX_PLLVD 2. 4F PEX_RCLK 2. 2E PEX_RCLK* 2. 2E PEX_RST 2. 1D PEX_RX0 2. 2E PEX_RX0* 2. 2E PEX_RX1 2. 2E PEX_RX1* 2. 2E PEX_RX2 2. 2E PEX_RX2* 2. 2E PEX_RX3 2. 3E</p>	<p>PEX_RX3* 2. 3E PEX_RX4 2. 3E PEX_RX4* 2. 3E PEX_RX5 2. 3E PEX_RX5* 2. 3E PEX_RX6 2. 3E PEX_RX6* 2. 3E PEX_RX7 2. 3E PEX_RX7* 2. 3E PEX_RX8 2. 4E PEX_RX8* 2. 4E PEX_RX9 2. 4E PEX_RX9* 2. 4E PEX_RX10 2. 4E PEX_RX10* 2. 4E PEX_RX11 2. 4E PEX_RX11* 2. 4E PEX_RX12 2. 4E PEX_RX12* 2. 4E PEX_RX13 2. 5E PEX_RX13* 2. 5E PEX_RX14 2. 5E PEX_RX15 2. 5E PEX_RX15* 2. 5E PEX_RX16 2. 2E PEX_TSTCLK 2. 2E PEX_TSTCLK* 2. 2E PEX_TX0 2. 2E PEX_TX0* 2. 2E PEX_TX0_C 2. 2B PEX_TX0_C* 2. 2B PEX_TX1 2. 2E PEX_TX1* 2. 2E PEX_TX1_C 2. 2B PEX_TX2 2. 2E PEX_TX2* 2. 2E PEX_TX2_C 2. 2B PEX_TX2_C* 2. 2B PEX_TX3 2. 3E PEX_TX3* 2. 3E PEX_TX3_C 2. 3B PEX_TX3_C* 2. 3B PEX_TX4 2. 3E PEX_TX4* 2. 3E PEX_TX4_C 2. 3B PEX_TX4_C* 2. 3B PEX_TX5 2. 3E PEX_TX5* 2. 3E PEX_TX5_C 2. 3B PEX_TX5_C* 2. 3B PEX_TX6 2. 3E PEX_TX6* 2. 3E PEX_TX6_C 2. 3B PEX_TX6_C* 2. 3B PEX_TX7 2. 3E PEX_TX7* 2. 3E PEX_TX7_C 2. 3B PEX_TX7_C* 2. 3B PEX_TX8 2. 4E PEX_TX8* 2. 4E PEX_TX8_C 2. 4B PEX_TX8_C* 2. 4B PEX_TX9 2. 4E PEX_TX9_C 2. 4B PEX_TX9_C* 2. 4B PEX_TX10 2. 4E PEX_TX10* 2. 4E PEX_TX10_C 2. 4</p>		

SNN_G3_RFU11 11.4A
 SNN_G3_RFU12 11.4A
 SNN_G3_RFU13 11.4A
 SNN_G3_RFU14 11.4A
 SNN_G3_RFU15 11.4A
 SNN_G3_RFU16 11.4A
 SNN_GND_SENSE 2.3F
 SNN_GPI07 10.3D
 SNN_GPI09 10.3D
 SNN_GPI010 10.3D
 SNN_GPI013 10.3D
 SNN_GPI014 10.3D
 SNN_GPU_AG12 2.1D
 SNN_GPU_AH13 2.2D
 SNN_HDCP_ROM 11.4D
 SNN_I1FPABVPROBE 8.1D
 SNN_I1FPCDVPROBE 8.3D
 SNN_MI_OACLKOUT* 12.2E
 SNN_MI_OA_M5 12.2E
 SNN_MI_OBCAL_PD_VDD 12.3C
 0
 SNN_MI_OBCAL_PU_GND 12.3C
 SNN_MI_OBD<2> 12.3E
 SNN_MI_OBD<3> 12.3E
 SNN_MI_OBD<4> 12.3E
 SNN_MI_OBD<5> 12.3E
 SNN_MI_OBD<6> 12.3E
 SNN_MI_OBD<7> 12.3E
 SNN_MI_OB_CLKOUT 12.4E
 SNN_MI_OB_CLKOUT* 12.4E
 SNN_MI_OB_DE 12.4E
 SNN_MI_OB_HSYNC 12.4E
 SNN_MI_OB_VREF 12.4C
 SNN_MI_OB_VSYNC 12.4E
 SNN_MSTRAPSEL0 11.3A
 SNN_MSTRAPSEL1 11.3A
 SNN_MSTRAPSEL2 11.3A
 SNN_MSTRAPSEL3 11.3A
 SNN_POK 14.4C
 SNN_R3_M1 4.2A
 SNN_R3_M2 4.2C
 SNN_R3_M3 4.2E
 SNN_R3_M4 4.2G
 SNN_R3_M5 5.2A
 SNN_R3_M6 5.2C
 SNN_R3_M7 5.2E
 SNN_R3_M8 5.2G
 SNN_R7_M1 4.2A
 SNN_R7_M2 4.2C
 SNN_R7_M3 4.2E
 SNN_R7_M4 4.2G
 SNN_R7_M5 5.2A
 SNN_R7_M6 5.2C
 SNN_R7_M7 5.2E
 SNN_R7_M8 5.2G
 SNN_R8_M1 4.2A
 SNN_R8_M2 4.2C
 SNN_R8_M3 4.2E
 SNN_R8_M4 4.2G
 SNN_R8_M5 5.2A
 SNN_R8_M6 5.2C
 SNN_R8_M7 5.2E
 SNN_R8_M8 5.2G
 SNN_ROM_TYPE_0 12.3E
 SNN_STEREO 11.4C
 SNN_STRAP 11.3A
 SNN_THERMAL 10.3B
 SPDIF 9.1G< 9.4C
 SPDIF_IN 2.5G< 9.1G> 9.4B>
 SSFOUT 7.4C< 7.5G< 11.2E>
 SS_OUT 11.2C
 SS_REF 11.2C
 TESTCLK 11.4C
 TESTMODE 11.4C
 THERM 10.3B
 THERM* 10.3B
 THERM_ALERT* 9.4B< 10.2F>
 THERM_SCL 10.2B
 THERM_SDA 10.2B
 THERM_VDD 10.2C
 TMDS_I_OVDD 8.4C
 TMDS_I_OVDD 8.4B
 XTALIN 7.4C 7.5G<
 XTALOUT 7.4D 7.5G>
 XTALOUTBUFF 7.4F> 7.5G> 11.2B<

WWW.CHINAFIX.COM.CN

NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA		
NV_PN	600-10407-0001-300 A	
ID	p407_a03	PAGE 17 OF 18
NAME	myan	DATE 21-DEC-2006

ASSEMBLY	G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V1.3, HDCP.
PAGE DETAIL	<edit here to insert page detail>

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

Title: Cref Part
 Report
 Design: p555_a00
 Date: Nov 30
 11:00:17 2006

C1 [2.1A]
 C2 [7.5E]
 C3 [2.3A]
 C4 [11.3F]
 C5 [10.2D]
 C6 [7.5C]
 C7 [10.2B]
 C8 [6.4F]
 C9 [6.2B]
 C10 [14.4C]
 C11 [6.4F]
 C12 [14.4C]
 C13 [6.2A]
 C14 [6.4E]
 C15 [6.4E]
 C16 [5.2E]
 C17 [14.4E]
 C18 [5.3B]
 C19 [6.4E]
 C20 [14.4E]
 C21 [6.4E]
 C22 [6.2F]
 C23 [6.2E]
 C24 [6.2E]
 C25 [5.2G]
 C26 [6.2E]
 C27 [13.2H]
 C28 [6.2E]
 C29 [6.2F]
 C30 [6.2A]
 C31 [6.2B]
 C32 [13.2F]
 C33 [9.4B]
 C34 [2.3A]
 C35 [13.2H]
 C36 [6.2E]
 C37 [4.3E]
 C38 [6.2E]
 C39 [6.3E]
 C40 [6.3F]
 C41 [14.2F]
 C42 [14.2E]
 C43 [13.2G]
 C44 [14.3B]
 C45 [14.2F]
 C46 [6.2G]
 C47 [2.2A]
 C48 [14.2E]
 C49 [13.2B]
 C50 [14.2G]
 C51 [13.2G]
 C52 [14.2D]
 C53 [13.1F]
 C54 [6.2E]
 C55 [6.2F]
 C56 [13.1F]
 C57 [13.1E]
 C58 [6.2E]
 C59 [6.2F]
 C60 [6.3E]
 C61 [4.3G]
 C62 [6.3E]
 C63 [6.3E]
 C64 [6.2F]
 C65 [6.2G]
 C66 [13.1F]
 C67 [13.1F]
 C68 [4.3B]
 C69 [6.3F]
 C501 [6.2D]
 C502 [4.3D]
 C503 [14.2E]
 C504 [6.4D]
 C505 [6.4C]
 C506 [4.3C]
 C507 [6.4D]
 C508 [6.2C]
 C509 [6.2D]
 C510 [6.2D]
 C511 [13.2C]
 C512 [6.2G]
 C513 [6.4D]
 C514 [13.1E]
 C515 [13.3C]
 C516 [14.2D]
 C517 [14.2B]
 C518 [13.3C]
 C519 [6.2G]
 C520 [13.2B]

C521 [13.2D]
 C522 [13.2E]
 C523 [13.4C]
 C524 [14.2B]
 C525 [6.4C]
 C526 [6.4D]
 C527 [6.2C]
 C528 [4.3H]
 C529 [6.2H]
 C530 [6.2D]
 C531 [14.3C]
 C532 [14.3C]
 C533 [2.2A]
 C534 [13.4D]
 C535 [13.2D]
 C536 [2.5D]
 C537 [2.5C]
 C538 [2.5D]
 C539 [3.4D]
 C540 [2.5C]
 C541 [2.1H]
 C542 [3.5A]
 C543 [2.5D]
 C544 [6.2D]
 C545 [3.2D]
 C546 [2.5C]
 C547 [3.1D]
 C548 [3.1D]
 C549 [6.2D]
 C550 [2.4D]
 C551 [2.4C]
 C552 [2.4D]
 C553 [2.4C]
 C554 [2.4D]
 C555 [6.2D]
 C556 [6.2D]
 C557 [2.4C]
 C558 [2.4D]
 C559 [2.4C]
 C560 [2.4D]
 C561 [3.5E]
 C562 [2.1G]
 C563 [2.4C]
 C564 [2.1H]
 C565 [2.3D]
 C566 [2.3C]
 C567 [5.2H]
 C568 [3.4C]
 C569 [2.4G]
 C570 [2.2H]
 C571 [2.3D]
 C572 [2.1G]
 C573 [3.2D]
 C574 [3.2D]
 C575 [3.1C]
 C576 [3.1C]
 C577 [3.4C]
 C578 [2.2G]
 C579 [3.2C]
 C580 [5.3D]
 C581 [2.1G]
 C582 [2.3C]
 C583 [3.2D]
 C584 [2.3D]
 C585 [2.1G]
 C586 [2.1H]
 C587 [3.1D]
 C588 [2.2G]
 C589 [2.2G]
 C590 [2.3C]
 C591 [2.2G]
 C592 [6.2C]
 C593 [3.1D]
 C594 [2.1H]
 C595 [6.2C]
 C596 [6.3D]
 C597 [2.1G]
 C598 [3.2C]
 C599 [2.2G]
 C600 [2.1G]
 C601 [2.2G]
 C602 [3.2D]
 C603 [2.3C]
 C604 [2.1G]
 C605 [3.1D]
 C606 [3.1D]
 C607 [2.3D]
 C608 [2.2G]
 C609 [2.2G]
 C610 [3.2C]
 C611 [2.1G]
 C612 [2.3C]
 C613 [2.2G]
 C614 [2.2G]
 C615 [2.2D]
 C616 [3.2D]

C617 [2.4G]
 C618 [2.2H]
 C619 [2.4G]
 C620 [2.2C]
 C621 [2.2G]
 C622 [2.2G]
 C623 [2.2H]
 C624 [3.2D]
 C625 [2.2D]
 C626 [2.4G]
 C627 [2.1G]
 C628 [6.2B]
 C629 [2.2C]
 C630 [6.2B]
 C631 [2.2G]
 C632 [2.2D]
 C633 [2.4G]
 C634 [3.1C]
 C635 [2.2G]
 C636 [2.2G]
 C637 [2.2H]
 C638 [2.2G]
 C639 [2.2G]
 C640 [2.2C]
 C641 [2.4G]
 C642 [3.1C]
 C643 [2.3G]
 C644 [2.1G]
 C645 [3.2C]
 C646 [3.4H]
 C647 [2.4G]
 C648 [2.2G]
 C649 [7.4C]
 C650 [2.2G]
 C651 [7.4B]
 C652 [2.2C]
 C653 [6.3D]
 C654 [3.2C]
 C655 [2.4G]
 C656 [7.1B]
 C657 [6.3D]
 C658 [2.3G]
 C659 [3.4H]
 C660 [3.4H]
 C661 [15.4F 15.4F]
 C662 [7.4C]
 C663 [8.2D]
 C664 [8.2D]
 C665 [2.3G]
 C666 [8.4D]
 C667 [7.2B]
 C668 [7.2C]
 C669 [7.1C]
 C670 [3.2D]
 C671 [8.2D]
 C672 [12.1C]
 C673 [2.4G]
 C674 [2.3G]
 C675 [8.4D]
 C676 [7.1C]
 C677 [8.2D]
 C678 [5.2C]
 C679 [12.1C]
 C680 [12.1C]
 C681 [3.2D]
 C682 [8.4D]
 C683 [8.4D]
 C684 [12.3C]
 C685 [8.4D]
 C686 [10.3E]
 C687 [8.2C]
 C688 [8.4D]
 C689 [7.2C]
 C690 [6.3C]
 C691 [6.3C]
 C692 [6.3D]
 C693 [14.4G]
 C694 [6.3D]
 C695 [8.4C]
 C696 [11.4E]
 C697 [8.4C]
 C698 [8.2D]
 C699 [7.2B]
 C700 [12.2C]
 C701 [7.1B]
 C702 [8.2C]
 C703 [12.1B]
 C704 [11.2D]
 C705 [11.2E]
 C706 [8.2B]
 C707 [11.2D]
 C708 [8.4C]
 C709 [11.2D]
 C710 [8.4C]
 C711 [8.4C]
 C712 [8.2C]

CN1 [2.3B]
 CN1 [9.3D]
 D1 [13.2E]
 D501 [14.2E]
 D502 [10.3G]
 D503 [10.3G]
 G1 [2.3F]
 G1 [3.3B 3.3F]
 G1 [7.1D 7.2D 7.4D 7.3D]
 G1 [8.4E 8.2E]
 G1 [10.3C]
 G1 [11.4B 11.3G]
 G1 [12.4D 12.2D]
 L1 [13.2F]
 L2 [14.2E]
 LB501 [3.4D]
 LB502 [2.4H]
 LB503 [3.4H]
 LB504 [7.4B]
 LB505 [8.2C]
 LB506 [7.1B]
 LB507 [8.4C]
 LB508 [8.1C]
 LB509 [12.1B]
 LB510 [8.4C]
 LB511 [7.2B]
 LB512 [8.3C]
 M1 [5.4D 5.4C 5.2D]
 M2 [5.2F 5.5B 5.5D]
 M3 [4.2D 4.4D 4.4B]
 M4 [4.2F 4.5B 4.5E]
 M501 [4.2B 4.4C 4.4E]
 M502 [4.5C 4.2H 4.5D]
 M503 [5.5E 5.2G 5.5C]
 M504 [5.4B 5.2B 5.4E]
 MEC1 [15.4F 15.4F]
 MEC2 [15.4F 15.4F]
 O1 [8.4B]
 O2 [8.4B]
 O3 [8.4B]
 O501 [14.2D]
 O502 [13.2E]
 O503 [13.2E]
 O504 [14.2D]
 O505 [13.4D]
 O506 [13.4D]
 O507 [13.2D]
 O508 [8.4C]
 O509 [10.2E]
 O510 [10.2E]
 O511 [10.2F]
 O512 [8.2B]
 R1 [15.3C]
 R2 [10.2B]
 R3 [10.2B]
 R4 [8.4B]
 R5 [10.2B]
 R6 [10.3E]
 R7 [10.2B]
 R8 [10.3E]
 R9 [11.2C]
 R10 [10.2D]
 R11 [11.2C]
 R12 [11.3E]
 R13 [7.4F]
 R14 [11.2D]
 R15 [9.3G]
 R16 [9.3G]
 R17 [7.4E]
 R18 [9.3G]
 R19 [15.2D]
 R20 [15.2C]
 R21 [10.3D]
 R22 [10.3D]
 R23 [10.3E]
 R24 [9.3G]
 R25 [7.4H]
 R26 [14.4G]
 R27 [5.2D]
 R28 [5.3B]
 R29 [5.3A]
 R30 [5.2D]
 R31 [14.5E]
 R32 [5.3B]
 R33 [14.4E]
 R34 [2.2D]

R35 [5.2F]
 R36 [5.2F]
 R37 [13.2F]
 R38 [9.4B]
 R39 [4.2E]
 R40 [4.3E]
 R41 [14.3F]
 R42 [14.3F]
 R43 [14.3B]
 R44 [13.2B]
 R45 [14.2E]
 R46 [4.2F]
 R47 [4.3B]
 R48 [4.3F]
 R49 [4.3A]
 R50 [4.3B]
 R501 [4.3D]
 R502 [4.3D]
 R503 [4.3D]
 R504 [4.2C]
 R505 [4.3C]
 R506 [13.2B]
 R507 [13.2B]
 R508 [13.3C]
 R509 [14.2D]
 R510 [14.2D]
 R511 [13.3E]
 R512 [13.3E]
 R513 [13.2D]
 R514 [13.2D]
 R515 [13.2F]
 R516 [13.3G]
 R517 [13.4D]
 R518 [13.4D]
 R519 [13.4C]
 R520 [4.2H]
 R521 [14.2B]
 R522 [14.2B]
 R523 [13.4C]
 R524 [4.3H]
 R525 [14.3C]
 R526 [13.4C]
 R527 [3.5A]
 R528 [4.2A]
 R529 [3.5A]
 R530 [4.2A]
 R531 [5.3D]
 R532 [5.2H]
 R533 [3.5E]
 R534 [3.5G]
 R535 [3.5D]
 R536 [5.3D]
 R537 [3.5D]
 R538 [11.4C]
 R539 [3.4G]
 R540 [5.3D]
 R541 [3.4G]
 R542 [5.2H]
 R543 [3.5E]
 R544 [5.2A]
 R545 [3.5D]
 R546 [5.2A]
 R547 [3.5D]
 R548 [10.3B]
 R549 [7.2F]
 R550 [7.2F]
 R551 [10.3B]
 R552 [7.4H]
 R553 [10.3B]
 R554 [7.2E]
 R555 [10.3B]
 R556 [7.3F]
 R557 [10.3B]
 R558 [5.2C]
 R559 [5.2C]
 R560 [13.4C]
 R561 [7.2C]
 R562 [15.2D]
 R563 [7.3E]
 R564 [7.1C]
 R565 [9.4C]
 R566 [7.3C]
 R567 [7.3F]
 R568 [8.3D]
 R569 [8.1D]
 R570 [10.4G]
 R571 [10.3G]
 R572 [15.2D]
 R573 [15.2D]
 R574 [11.4D]
 R575 [11.4D]
 R576 [15.2D]
 R577 [7.3E]
 R578 [7.3E]
 R579 [12.2C]
 R580 [12.2C]

R581 [15.3D]
 R582 [14.4G]
 R583 [15.2D]
 R584 [15.2C]
 R585 [12.2C]
 R586 [7.1E]
 R587 [7.1E]
 R588 [15.2C]
 R589 [15.2C]
 R590 [15.2C]
 R591 [14.4G]
 R592 [12.2C]
 R593 [7.3F]
 R594 [10.2B]
 R595 [10.2B]
 R596 [7.3F]
 R597 [7.1F]
 R598 [7.1F]
 R599 [15.2C]
 R600 [10.2A]
 R601 [10.3G]
 R602 [10.2D]
 R603 [10.2D]
 R604 [10.2B]
 R605 [8.4C]
 R606 [11.4C]
 R607 [10.2B]
 R608 [10.3E]
 R609 [11.2E]
 R610 [10.3E]
 R611 [10.2D]
 R612 [10.2A]
 R613 [10.3E]
 R614 [10.2D]
 R615 [10.4G]
 R616 [8.4B]
 R617 [8.4C]
 TP501 [10.3B]
 TP502 [10.3B]
 TP503 [10.3B]
 TP504 [10.3B]
 TP505 [10.3B]
 U1 [11.2C]
 U2 [10.2C]
 U3 [11.3F]
 U4 [11.4D]
 U5 [14.4D]
 U501 [13.2C]
 U502 [14.2C]
 U503 [14.4G]
 Y1 [7.5D]